Compiler-backed read-only Verilog and SystemVerilog project analysis.
No remote MCP endpoint is published for this listing.
No capability manifest has been published for this listing yet.